Abstract-A simple modification of existing divisible load scheduling algorithms, boosting link speed by M for M parallel channels per link, allows time optimal load scheduling and performance prediction for parallel channel systems. The situation for multicore models is more complex but can be handled by a substitution involving equivalent processor speed. These modifications yield upper bounds on such parallel systems' performance. This concept is illustrated for ideal single level (star) tree networks under a variety of scheduling policies. Less than ideal parallelism can also be modeled though mechanisms of inefficiency require further research.
I. INTRODUCTION
Recent technological trends have included the use of multiple cores on processor chips [1] [2] and also the use of parallel communication channels [3] between two computing nodes. There is a large body of literature (more than one hundred journal papers from 1988 to the present) on the mathematics of scheduling networked computing, called divisible load theory (DLT). With slight modifications of existing mathematical DLT models, they can be applied to analyze these two technologies.
The modification for the case of parallel channels is to replace the inverse communication speed parameter of a single link, z, by z/M . where M is the number of channels per link. The case of modeling multicore systems is more complex and the inverse computing speed of a (virtual) processor, w, cannot be replaced by w/G where G is the number of cores per virtual processor, in general. However replacing inverse processing speed variables by equivalent processing speeds allows the performance of ideal multicore systems to be calculated.
These modifications allow divisible load theory to provide performance bounds for the ideal situation: a processor node has G cores and a link has M channels per link. The purpose of this paper is to elaborate on this point. We note that future research can model multicore and parallel channels where less than an ideal speedup is achieved, leading to predications of less than ideal performance [4] [5] .
A. Divisible Load Theory Models
Divisible load theory [6] [7] [8] is concerned with the time optimal scheduling of networked computing for loads that are perfectly partitionable (i.e. divisible). There has been a steady amount of research in divisible load theory since the original work of Cheng and Robertazzi [9] and Agrawal and Jagadish [10] in 1988. Most of these studies evaluate efficient load distribution strategies and protocol in networks/grids with a single root processor. The optimal solution is obtained by forcing all of the processors to stop processing at the same time instant. Intuitively, a proof by contradiction holds that this is done because if the processors did not all stop at the same time the solution could be improved by transferring load from busy processors to idle processors [11] .
Studies for network topologies including linear daisy chains, tree and bus networks using a set of recursive equations were presented in [9] [12] [13] respectively. There has been further work in terms of load distribution policies for hypercubes [14] and mesh networks [15] . The concept of equivalent networks [16] was developed for complex networks such as multilevel tree networks. Research has also considered scheduling policy with multi-installment [17] , multi-round algorithms [18] , parallel load distribution [19] [20] , independent task scheduling [21] , fixed communication charges [22] , detailed parameterizations and solution reporting time optimization [23] and combinatorial optimization [24] . Though divisible load theory is fundamentally a deterministic theory, it has been shown that there is some mathematical equivalence to Markov chain models [25] . This leads to tractable product form solutions in some cases [26] .
There is a smaller amount of literature on divisible load modeling with multiple sources. A 2002 paper on multi-source load distribution attempts to integrate Markovian queueing theory and divisible load scheduling theory [27] . In 2003 the authors in [28] studied two source grid scheduling with memory capacity constraints. Also studied is two source grid scheduling in a 2009 journal paper [29] . Researchers in 2005 investigated [30] the use of linear programming to maximize throughput for large grids with multiple loads/sources. In 2005, other researchers [31] created a numerical solution for a linear daisy chain network with load originating at the ends of the chain. Mathematical programming solutions and flow structure in multi-source problems was studied in 2006 [32] . Recently some workers used a partitioning scheme mentioned in [32] to develop interesting multi-source partitioning and load distribution algorithms in [33] .
Surveys of divisible load theory appear in [2] [6] [7] [8]
[34] [35] .
B. This Paper
In section II a review of the basic single level tree model analysis for the the three scheduling strategies to be used in this paper is presented. Section III discusses notation for parallel link systems speedup expressions and section IV contains the actual expressions. Section V presents results for single level trees under two scheduling strategies for multicore systems. Section VI discusses performance results. The conclusion and an open question appears in section VII.
II. THE MODEL

A. Notation and overview
Due to its realistic and tractable nature, DLT models and analysis are a suitable tool to be able to model interactions among different cores located on a chip. Different DLT scheduling policies are presented in this section that will be used in this study. These appear in [2] . Contrary to the methodology used in [2] to obtain optimal distribution of loads on a per processor basis, a different approach to handle the mathematical relationships among processors is proposed. The focus is to obtain the speedup expression for a network topology.
A single level tree network topology is shown in Fig. 1 This network topology considers only one channel of communication per root processor to children processor pair.
The variables or parameters used on this model are:
The load fraction assigned to the i th link-processor pair. T i : Is the total time measured from the beginning of the scheduling process to the end of the computation of the data by the ith processor. T f : Is the time when the last processor finishes reporting. T f =max(T 1 ,T 2 ,...,T N ) Three different scheduling protocols will be reviewed for this network topology. The mathematical representation obtained for this fundamental model will allow us to extrapolate it to two different network topologies that are envisioned that could be used for the design of M channels per link and G cores per virtual processor systems. A virtual processor system is defined in this paper to be a computing element containing G cores.
B. Sequential distribution, staggered start
As presented in different studies, in this paper Gantt chartlike timing diagrams for modeling the load distribution in the network are used. The horizontal axis represents time, communication time is presented above this axis and computation time is presented below this axis. In order to find the optimal load distribution on each processor all of the processors need to finish computing at the same time [2] [6] .
The equations below state that the communication and processing time on a processor is equal to the processing time of the next processor.
The normalization equation for N+1 processor is:
Expressing this equation in terms of S i ,
where
After solving the previous equation system for α 0 with the normalization equation the following expression is obtained:
This study will focus on the speedup metric which is defined as the ratio of computation time on one processor to the computation time on the entire N children network. Specifically the speedup will be studied for a homogeneous single level tree networks. Thus it is intended to measure the parallel processing advantage using the speedup relationship of conventional DLT theory as:
Where T f 0 represents the time processing the entire load on one processor so that α 0 equals to 1. Thus,
and
Here T f N represents the finish time in an N children network as in the single level tree network presented in Fig.  1 .
As mentioned before, for the speedup for a homogeneous single level tree network, every S i = S for i from 1=N (link speeds are equal on the network and the processor speeds are equal as well). Thus equation (14) can be rewritten as:
The corresponding speedup will be:
C. Simultaneous distribution, staggered start Unlike the previous protocol, the processors now simultaneously receive the data and only start to process it as soon as each processor receives its entire load assignment (Fig. 3) .
Again, for a time optimal load allocation it is assumed that all of the processors stop computing at the same time. The equations that describe this model are:
Equation (4) can be used as this is the normalization equation.
Expressing the previous equation system in terms of g 1 and S i for i from 1 to N-1,
The corresponding time optimal fraction of load for the root processor for this particular schedule protocol can be found, in a manner similar to that in the previous section, as:
The general expression for speedup will be:
When a homogenous network is considered the speedup can be expressed as:
Simplifying the above equation:
The final expression will be: In this case each processor is able to process the load as soon as it begins to receive load. It is assumed that all of the processors finish at the same time in order to achieve a time optimal distribution of load.
Note, that it is assumed that communication speed is faster than computation speed for each processor link pair so:
By expressing the previous equation system in terms of f i the previous equation system can be written as,
The optimal load fraction assigned to the root processor is:
Here the speedup will be:
Considering a homogeneous network, the equation below represents the speedup for the simultaneous distribution, simultaneous start protocol. In this case it is assumed that all of the processors on the network are similar with the exception of the root processor which has inverse computing speed w 0 . Thus the speedup is:
After simplifying the above equation:
III. M PARALLEL CHANNELS PER LINK: NOTATION
In this section the specific notation used in developing speedup expressions for M parallel channels per link in single level tree topologies is presented. The actual speedup expressions appear in the next section. In this model the root processor will be able to distribute the load in parallel fashion using M available channels (χ) to each child processor (one core per processor). Every connection pair is similar, thus there is always the same amount of channels available for every root processor / child processor pair in the network.
The variables used in this model are: z j : The inverse of the link speed of the j th link. 
A homogeneous network topology is considered during this study. Thus all of the communication channels in the network are the same. In addition all of the processors used in the system are identical as well. Thus:
For this particular case the mathematical expressions obtained to describe the optimal load assignment in the previous section can be extrapolated for the network architecture shown in Fig. 5 by adjusting the proper parameter, in this case the link speed parameter.
IV. SPEEDUP FOR M PARALLEL CHANNELS PER LINK
In the previous sections different speedup expressions were reviewed for different schedule protocols for the network architecture presented in Fig. 1 . These expressions were defined in terms of dummy variables which involved the link speed and the processor speed. By redefining the dummy parameter according to the new network topology with M parallel channels per link, new speedup expressions can be found. The following sections will show the speedup for the network topology presented in Fig. 5 .
A. Speedup for sequential distribution staggered start with M parallel channels per link
Equation (16) shows the speedup for a network topology of one link to one processor. The dummy parameter defined in there is S i :
When considering this parameter for M parallel channels per link the expression needs to be adjusted. The parameter adjusted is the speed of the link z i . Using equation (37), B will be the new name for the dummy variable for this protocol on the new architecture.
In the case of using a homogeneous network topology where the M channel speeds are equal and the speed of processors is the same on all the cores in the network, equation (40) can be used. Thus,
The speedup found for this protocol and this architecture after equation (16) is:
B. Speedup for simultaneous distribution staggered start with M parallel channels per link
Following the same methodology as in section (II) the speedup expression for this protocol will be obtained from equation (24) . The dummy variables used to relate link speed and processor speed for this protocol were,
Equation (24) yields equation (45) representing the speedup equation using the new dummy variables according to this network topology:
For a homogeneous network case from equation (27) and substituting the parameters:
C. Speedup for simultaneous distribution simultaneous start with M parallel channels per link
The last scheduling protocol considered is for the network topology presented in Fig. 5 . Following the same methodology used before, the dummy parameters represent the relationship among processors and links in the case of M =1, the conventional case considered in section (II-D). As can be seen the dummy variable does not depend on speed of the link. Thus, the speedup for this network architecture remains the same.
V. SPEEDUP FOR G PARALLEL CORES PER VIRTUAL
PROCESSOR
The case of G parallel cores per virtual processor is somewhat more involved than the case of M channels per link.
There are two considerations. As an example, consider the single level tree (star) topology of Fig. 6 . While virtual processor nodes (children nodes) can be made faster and faster by adding more cores, eventually if this process continues the single link speed would be slower than than the increased virtual processor speed. Thus load distribution to achieve a parallel processing advantage would make no sense [6] . For there to be an actual system speedup the link speed must eventually be increased, perhaps by adding parallel channels, as well as by simply increasing the number of cores.
The second consideration involves levels of load distribution. Again, as an example consider the network of Fig. 6 . Load must be distributed both from the root node to the virtual processor children nodes and within the virtual processor nodes. What are the possibilities for load distribution? There are two large families of load distribution policies: sequential and simultaneous.
If the internal virtual processor load distribution is sequential (i.e. load is distributed to one core at a time) then an G core virtual processor is not G times faster than a single core. This is because it well known [6] that under sequential load distribution speedup saturates with an increasing number of cores. On the other hand, if the load distribution is simultaneous (i.e. load is distributed to each core simultaneously (in parallel [19] )) then it is well known that the system speedup is of the form 1+kG where k is a constant depending on the system parameters of the specific version of simultaneous load distribution used (see equations (27) and (46) and also reference [2] ). This is a linear, not a proportional, relationship. Thus in both cases the single core speed can not be simply replaced by G times the core speed for G cores per virtual processor. Similar arguments can be made at each level of tree distribution.
However by substituting the equivalent (inverse) processing speed ( [2] [6] [16] ) of the ith subnetwork for w i , ideal performance for scheduling policies can be evaluated. Here we have equivalent elements in a linear system sense: an "equivalent" element exactly mimicing the behavior of a larger sub-network. Two examples of the use of equivalent elements are given below.
The network topology considered in Fig. 6 consists of a root processor P 0 that distributes or assigns load to N virtual equivalent processors which are composed of G different cores each. The load assignment among root processor and virtual processor can be done using the previous schedule protocols from the classical DLT sections (II-B), (II-C) and (II-D). Within a virtual processor the cores are organized in a single level tree fashion, DLT is used to distribute the load among cores in every virtual processor. It is assumed that every load assignment is arbitrarily partitionable.
Where, Fig. 6 . Single level tree network with G parallel cores P 0 : Is the root processor with inverse computing speed w 0 .
g: Represents the core number that belongs to the i th virtual processor. G: Represents total number of cores per virtual processor. π i,g : The inverse of the computing speed of the g th core on the i th virtual processor. z i : The inverse of the link speed of the i th link per virtual processor. z i,g : The inverse of the link speed of the g th link between the g th core and the root distributor in a virtual processor.
A. Speedup for sequential distribution and staggered start with M parallel cores
Using similar methodology as the one presented in previous section and referring to Equation (16) which shows the speedup for a network topology one link to one processor. The dummy parameter defined in there is S i :
Let BP be the dummy parameter for G parallel cores distributed in N virtual processors for this protocol on the new architecture. As shown in equation (14),
and for i = 1 to N virtual processors
The single level tree core network for the the virtual processor can be collapsed into one single node that will allow us to find the equivalent computation speed weq:
Here G is the number of cores in every virtual processor and SC is the constant of the related interconnection links and cores in every virtual processor.
The sequential distribution staggered start policy is used also within the virtual processor to distribute load among cores processors.
B. Speedup for simultaneous distribution and simultaneous start with M parallel cores
Another scheduling protocol to assign load to the rest of the virtual processors is simultaneous distribution, simultaneous start. Equations (34) and (36) represent the speedup expressions for this protocol. When the incoming load on every virtual processor arrives the load is partitioned and assigned using the simultaneous distribution and simultaneous start presented on section (II-D).
The new dummy parameter f c g is:
For this case the weq will be expressed as:
Considering a homogeneous network the equation below represents equivalent computation speed weq for the simultaneous distribution simultaneous start protocol. In this case it is assumed that all of the cores in the network are similar with the exception of the root processor which is π 0 . Thus the dummy parameter f c g evaluated for values different than g = 0 will be one, while f c 0 with g = 0 will be:
Thus by simplifying the weq i using (55) it can be expressed as:
To find the general speedup of the entire network topology for this protocol the equation (34) (which represents the standard speedup of this protocol) will need to be modified to take into account the virtual processors comprised of the different G cores. Thus,
where CP is :
In the same way for the homogenous case equation (36) can be used to obtain the general expression for speedup for this protocol when all the virtual processors have the same equivalent computation speed weq leading to equation (61).
Note that weq i+1 = weq in the homogeneous case, by substituting equation (59) into the equation (61) the speedup for this network topology can be obtained as:
Equations (57) and (62) are used to denote the speedup in terms of the G cores and N virtual processors, resulting in equation (63):
VI. PERFORMANCE RESULTS
The scheduling protocols, Sequential Distribution Staggered Start and Simultaneous Distribution Staggered Start were simulated for a singe level tree network with M parallel channels per link with the following parameters:
w i = 100 for i=1 to 10, 20 40.
w 0 = 90. z i = 100 for i=1 to 20. π 0 = 95. π i = 100 for i=1 to 10.
In Fig. 7 are shown results for the sequential distribution and staggered start protocol for the single level tree M parallel links network topology. Three different networks size were simulated composed of 10, 20 and 40 processors. On the vertical axis the value of speedup is presented. The horizontal axis presents the number of parallel links. It can be seen that the speedup saturates as the number of links is increased. That is, the speedup is limited by computing power as the number of links increases and the latency goes to zero. Also, the speedup increases with increasing numbers of processors. Speedup for a single level tree using M parallel links with simultaneous distribution and staggered start Fig. 8 represents the simulations results for the protocol with simultaneous distribution and staggered start. The speedup plot for the network of 10 processors, for instance, rapidly saturates to 10 after 5 parallel links. After this point adding extra links will not result in a gain as one approaches zero transmission latency and one is limited solely by processing speed. In addition the speedup is constrained by the network size, as shown on different plots for the network simulated. Speedup for a single level tree using G parallel cores with simultaneous distribution and simultaneous start Fig. 9 shows the simulation for a single level tree network with G parallel cores. The network topology simulated consisted on a single level tree network that uses the simultaneous distribution and simultaneous start to assign load from root to virtual nodes. This protocol is used to distribute load among cores on every virtual processor. On the vertical axis is shown the metric for speedup and on the horizontal axis are the number of cores simulated per virtual processor. The linear growth exhibited is in line with previous studies [2] .
VII. CONCLUSION AND AN OPEN QUESTION
The single level tree examples of this paper demonstrate the ease with which idealized (bounding) multicore and parallel channel performance can be calculated for a wide variety of load distribution strategies and interconnection networks.
To obtain results for parallel systems with less than ideal performance, processing/link speeds in divisible load theory models could be replaced by values that are less than ideal speedups. The outstanding open research question though is creating accurate models of system features and behavior that lead to less than ideal performance. This is probably highly system and feature dependent. This can be done in the context of other interconnection networks that have been studied using divisible load theory such as meshes and hypercubes. This problem should lead to a fair amount of interesting and useful future work.
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